| 发明名称 |
Buffer/voltage-mirror arrangements for sensitive node voltage connections |
| 摘要 |
The present invention is directed to buffer/voltage-mirror arrangements for sensitive node voltage connections.
|
| 申请公布号 |
US6847236(B1) |
申请公布日期 |
2005.01.25 |
| 申请号 |
US20000606688 |
申请日期 |
2000.06.30 |
| 申请人 |
INTEL CORPORATION |
发明人 |
SONG HONGJIANG |
| 分类号 |
H03F3/347;H03F3/72;H03K19/0185;H03K19/094;(IPC1-7):H03B1/00 |
主分类号 |
H03F3/347 |
| 代理机构 |
|
代理人 |
|
| 主权项 |
|
| 地址 |
|
