发明名称 FLASH MEMORY DEVICE, ESPECIALLY REDUCING PROBABILITY OF ERROR GENERATED BY CHANGE OF POWER VOLTAGE
摘要 PURPOSE: A flash memory device is provided to reduce the probability of error generated according to the change of power voltage when the memory cell is programmed. CONSTITUTION: A flash memory device(300) includes a memory cell array(32), a bit line voltage setting circuit(36) and a variable bit line voltage generation circuit(38). The memory cell array is provided with a plurality of word lines, a plurality of bit lines and a plurality of memory cells arranged at the cross-sections between the plurality of word lines and the plurality of bit lines. The bit line voltage setting circuit set the bit line connected to the memory cell to be programmed as the variable bit line voltage or the ground voltage. And, the variable bit line voltage generation circuit generates the variable bit line voltage varied in response to the power voltage.
申请公布号 KR20050006892(A) 申请公布日期 2005.01.17
申请号 KR20030046877 申请日期 2003.07.10
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 KIM, MOO SUNG;LEE, SEUNG JAE;LEE, YEONG TAEK
分类号 G11C16/06;G11C8/00;G11C11/56;G11C16/00;G11C16/02;G11C16/04;G11C16/10;G11C16/12;G11C16/24;H01L27/115;(IPC1-7):G11C16/24 主分类号 G11C16/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利