发明名称 Method of analyzing semiconductor LSI circuit electrostatic discharge
摘要 An electrostatic discharge analysis method includes extracting the pads from an input layout of the semiconductor integrated circuit; extracting the nets connected to the extracted pads; extracting the protective elements connected to the extracted nets; forming connection nodes that connect the pads or the protective elements to the nets; extracting for each net, distributed resistances that distribute along the net; connecting the distributed resistances to the connection nodes in place of the nets; forming inter-resistance nodes between the distributed resistances; and calculating an inter-pad voltage when flowing electrostatic discharge current between the pads.
申请公布号 US2005010879(A1) 申请公布日期 2005.01.13
申请号 US20040872179 申请日期 2004.06.17
申请人 HAYASHI SACHIO 发明人 HAYASHI SACHIO
分类号 G06F17/50;G06F9/45;G06F9/455;H01L21/822;H01L27/04;(IPC1-7):G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址