发明名称 Fault tolerant semiconductor system
摘要 A semiconductor system includes a plurality of semiconductor chips, a first group of wirings, a second group of wirings and a connection rearrange wiring section. The first group of wirings interconnect the plurality of semiconductor chips. The second group of wirings are used for redundancy and interconnect the plurality of semiconductor chips. The connection rearrange wiring section includes a connection test circuit and connection rearrange circuit. The connection test circuit makes a test for connection between the plurality of semiconductor chips by means of the first group of wirings. The connection rearrange circuit makes unusable a wiring of the first group in which poor connection occurs and rearranges the connection between the semiconductor chips by use of the wiring of the second group when the poor connection is detected in the wiring of the first group by the connection test circuit.
申请公布号 US2005007143(A1) 申请公布日期 2005.01.13
申请号 US20040901035 申请日期 2004.07.29
申请人 ISHIGAKI TAKESHI 发明人 ISHIGAKI TAKESHI
分类号 G01R31/02;G01R31/28;G01R31/3185;G06F11/24;G11C29/02;H01L21/822;H01L27/04;(IPC1-7):G01R31/00;G01R31/26 主分类号 G01R31/02
代理机构 代理人
主权项
地址