发明名称 Semiconductor integrated unit
摘要 <p>A basic cell capable of a fixed operating frequency regardless of the configuration information and further capable of effectively utilizing the arithmetic logic circuit within the cell in a LSI semiconductor integrated circuit capable of dynamic changes in configuration information. The circuit is comprised of an input switch ISW connected to multiple data input nodes, an output switch OSW connected to multiple data output nodes, a first data path containing an arithmetic logic circuit ALU and result storage flip-flop CFFO between the input switch ISW and output switch OSW, and a second data path containing a data transfer flip-flop between an input switch ISW and an output switch OSW, and the result storage flip-flop CFF stores the calculated result data from the arithmetic logic circuit ALU, and the data transfer flip-flop holds data input from any of the multiple data input nodes.</p>
申请公布号 EP1496618(A2) 申请公布日期 2005.01.12
申请号 EP20040254007 申请日期 2004.07.02
申请人 HITACHI, LTD. 发明人 TANAKA, HIROSHI;AKITA, YOHEI;HONMURA, TESTURO;ARAKAWA, FUMIO;TSUNODA, TAKANOBU
分类号 H01L21/82;G06F15/80;H03K19/177;(IPC1-7):H03K19/096 主分类号 H01L21/82
代理机构 代理人
主权项
地址