发明名称 |
Method, apparatus, and system for high speed data transfer using source synchronous data strobe |
摘要 |
According to one aspect of the invention, a method is provided in which a write strobe signal is generated to latch output data into a memory unit that comprises one or more dual data rate synchronous dynamic random access memory (DDR-SDRAM) devices. The write strobe signal has an edge transition at approximately the center of a data window corresponding to the output data. A first receive clock signal is delayed by a first delay period using a delay locked loop (DLL) circuit to generate a first delayed receive clock signal. The first delayed receive clock signal is used to latch incoming data from the memory unit.
|
申请公布号 |
US6839290(B2) |
申请公布日期 |
2005.01.04 |
申请号 |
US20030663235 |
申请日期 |
2003.09.15 |
申请人 |
INTEL CORPORATION |
发明人 |
AHMAD ABID;SHAH KATEN;SAXENA ALANKAR |
分类号 |
G11C7/10;G11C7/22;G11C11/4093;(IPC1-7):G11C7/00 |
主分类号 |
G11C7/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|