发明名称 Method for fabricating a vertical transistor, and semiconductor memory cell having a trench capacitor and an associated vertical selection transistor
摘要 A semiconductor memory is fabricated with a vertical transistor situated in an upper section of a trench above a trench capacitor. First, an auxiliary insulation layer is applied to the conductive material of an inner electrode or to a connecting material of the trench capacitor. The connecting material is situated on the inner electrode, so that, during an epitaxial deposition, semiconductor material grows only on the uncovered sidewalls in the upper section of the trench. A nitride layer, is deposited conformally and the residual cavity between the inner electrode and the epitaxial semiconductor layer is filled with a doped further conductive material. The nitride layer isolates the epitaxial semiconductor layer from the further conductive material, so that no crystal lattice defects can propagate from there into the epitaxial semiconductor layer. Dopants are outdiffused from the further conductive material into the epitaxial semiconductor layer to form a doping region.
申请公布号 US6838335(B2) 申请公布日期 2005.01.04
申请号 US20030626956 申请日期 2003.07.25
申请人 INFINEON TECHNOLOGIES AG 发明人 BONART DIETRICH;ENDERS GERHARD;VOIGT PETER
分类号 H01L21/8242;H01L29/94;(IPC1-7):H01L21/824 主分类号 H01L21/8242
代理机构 代理人
主权项
地址