LADDERRTYPE CIRCUIT

摘要

A ladder device comprising at least three ladder sections connected in cascade and weighting-factor adjusting means coupled to said ladder sections and which comprises first and second field effect transistors (FET) having channel regions with different predetermined length/width ratios that define a weighting factor coefficient. A further fine adjustment of the weighting factor is achieved by adjusting the gate voltages of the FETs.