摘要 |
On-line timing signal fault detection is provided by taking advantage of differential signal distribution commonly employed in digital data processing systems. An acceptance window indicative of permissible phase shift variations between the differential signals is established using a plurality of flip-flops having clock and data inputs to which delayed, undelayed, inverted and uninverted versions of the differential signals are applied in a predetermined manner. Also included is the capability of providing fault detection even when one of the differential signals is lost.
|