摘要 |
According to a signal generating circuit including a delay-locked loop, a driving device including the signal generating circuit, and an image capturing apparatus including the signal generating circuit, when a rising edge designation signal for designating a predetermined rise time and a falling edge designation signal for designating a predetermined fall time are input, the signal generating circuit selects, from among a plurality of delay signals, a first delay signal rising at the time designated by the rising edge designation signal and a second delay signal rising at the time designated by the falling edge designation signal and outputs an output signal rising at the predetermined rise time and falling at the predetermined fall time by performing arithmetic processing on the first delay signal and the second delay signal.
|