摘要 |
A frequency divider (30, 40, 50) for dividing a frequency of a clock signal by an odd divisor includes a flip-flop chain (32, 42, 52) for latching signals having a number of flip-flops equal to the divisor. The frequency divider (30, 40, 50) also has an XOR gate (34, 44, 54) having two input nodes and an output node, one input node being electrically connected to the clock signal, the other input node being electrically connected to an inverted output node of the last flip-flop, and the output node of the XOR gate (34, 44, 54) being electrically connected to clock input nodes of the odd flip-flops in the flip-flop chain (32, 42, 52). The frequency divider (30, 40, 50) further has an inverter (36, 46, 56), an input node of the inverter (36, 46, 56) being electrically connected to the output node of the XOR gate (34, 44, 54), an output node of the inverter (36, 46, 56) being electrically connected to clock input nodes of the even flip-flops in the flip-flop chain (32, 42, 52). <IMAGE>
|