Device on a source synchronous bus sending data in quadrature phase relationship and receiving data in phase with the bus clock signal

摘要

A device on a source synchronous data bus includes a clock generation circuit which generates transmit and receive clock signals for transmitting and receiving data. The device sends data in quadrature phase relationship with the bus clock signal and receives data in phase with the bus clock signal.