发明名称 Packet processing system
摘要 Some embodiments relate to a processor to provide a plurality of execution threads, a local memory associated with the processor, and a content-addressable memory associated with the processor. An execution thread of the processor may determine an ordering queue, associate a current thread with a last position in the ordering queue, receive a queue release signal from a previous thread in the ordering queue, and execute a critical code segment associated with the ordering queue.
申请公布号 US2004246980(A1) 申请公布日期 2004.12.09
申请号 US20030456460 申请日期 2003.06.06
申请人 BALAKRISHNAN VINOD K. 发明人 BALAKRISHNAN VINOD K.
分类号 H04L12/56;(IPC1-7):H04L12/56 主分类号 H04L12/56
代理机构 代理人
主权项
地址