发明名称 |
Chip size stack package and method of fabricating the same |
摘要 |
A chip size stack package includes two semiconductor chips arranged such that their bond pads-forming surfaces are opposed and insulating layers are applied thereto. Via-holes for exposing bond pads are formed in the insulating layers. Metal traces exposed at both sides of the insulating layers are formed on the via-holes, whereby the insulating layers are bonded to each other and the metal traces are bonded to each other. Ends of metal wires are connected to the metal traces exposed at the insulating layers, and both sides of the chips are molded by an encapsulate leaving the other ends of the metal wires exposed.
|
申请公布号 |
US6828686(B2) |
申请公布日期 |
2004.12.07 |
申请号 |
US20030423872 |
申请日期 |
2003.04.28 |
申请人 |
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. |
发明人 |
PARK SANG WOOK |
分类号 |
H01L23/12;H01L21/56;H01L23/28;H01L23/31;H01L23/49;H01L23/495;H01L25/065;H01L25/07;H01L25/18;(IPC1-7):H01L23/48;H01L23/52;H01L29/40 |
主分类号 |
H01L23/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|