发明名称 METHOD OF FORMING SEMICONDUCTOR TEST PATTERN WITH THICK CONNECTION LINE
摘要 PURPOSE: A method of forming a semiconductor test pattern is provided to perform smoothly a corresponding test without the degradation of a small resistive pattern and to secure the reliability of the test by forming thickly a connection line between the small resistive pattern and a large resistive pattern. CONSTITUTION: A plurality of pads(34,36,38,40,42,44) are arrayed to test a small resistive pattern(30) and a large resistive pattern(32). A connection line(46) is formed between at least one out of the pads and a withdrawal position of the large resistive pattern. The width of the connection line is larger than that of the large resistive pattern.
申请公布号 KR20040100510(A) 申请公布日期 2004.12.02
申请号 KR20030032897 申请日期 2003.05.23
申请人 HYNIX SEMICONDUCTOR INC. 发明人 KIM, JONG SU
分类号 H01L21/66;(IPC1-7):H01L21/66 主分类号 H01L21/66
代理机构 代理人
主权项
地址