发明名称 POWER MOSFET WITH REDUCED TERMINALS AND METHOD OF MANUFACTURING THE SAME
摘要 PURPOSE: A power MOSFET(Metal Oxide Semiconductor Field Effect Transistor) and a method of manufacturing the same are provided to reduce the size and connection resistance of each terminal and to simplify manufacturing processes. CONSTITUTION: A semiconductor substrate(11) includes a source electrode and a gate electrode on a first main surface(11A) and a drain electrode on a second main surface(11B). A source terminal layer(15) for contacting the source electrode is formed on the first main surface. A gate terminal layer(16) for contacting the gate electrode is formed on the first main surface. A drain terminal layer(17) for contacting the drain electrode is formed on the second main surface. The source and gate terminal layers are within the first main surface. The drain terminal layer is within the second main surface.
申请公布号 KR20040100992(A) 申请公布日期 2004.12.02
申请号 KR20040035631 申请日期 2004.05.19
申请人 RENESAS TECHNOLOGY CORP. 发明人 FUKUHARA, KAZUYA
分类号 H01L23/52;H01L21/3205;H01L21/336;H01L21/60;H01L25/07;H01L25/18;H01L27/088;H01L29/78;H05K3/34 主分类号 H01L23/52
代理机构 代理人
主权项
地址