Phase locked loop with control voltage centering

摘要

A phase-locked loop (PLL) with reduced jitter is provided. The PLL includes dual path voltage-controlled oscillator inputs, with a control voltage from a loop filter sent through a low gain path and an integrated error voltage sent through a high gain path. The error voltage is derived from the difference between a reference value representing averaged control voltage and a predetermined portion of the control voltage.