发明名称 LINE DECODER, SEMICONDUCTOR CIRCUIT DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a line decoder capable of speedily driving word lines. SOLUTION: When accessing to a word line is completed, one shot pulse signal PX is inputted to the gate of a transistor 480. The power transistor 480 is brought into ON state, the input potential to a word line driving circuit 470 becomes HIGH, the word line potential is lowered. In response to the low level output of an AND gate 451, an N-channel transistor 464 is brought into OFF state, and a P-channel transistor 462 is brought into ON state. Thus, the potential of a node N2 is maintained at HIGH. Since the transistor 480 lowers the word line potential, the N-channel transistor 464 has more capability than the P-channel transistor 462. Thus, the word line potential can be raised speedily. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2004334982(A) 申请公布日期 2004.11.25
申请号 JP20030129948 申请日期 2003.05.08
申请人 NEC ELECTRONICS CORP 发明人 NARITAKE ISAO
分类号 G11C11/407;(IPC1-7):G11C11/407 主分类号 G11C11/407
代理机构 代理人
主权项
地址