发明名称 |
Semiconductor device, method of manufacturing semiconductor device, and method of evaluating manufacturing process of semiconductor device |
摘要 |
A p impurity region (3) defines a RESURF isolation region in an n<-> semiconductor layer (2). A trench isolation structure (8a) and the p impurity region (3) together define a trench isolation region in the n<-> semiconductor layer (2) in the RESURF isolation region. An nMOS transistor (103) is provided in the trench isolation region. A control circuit is provided in the RESURF isolation region excluding the trench isolation region. An n<+> buried impurity region (4) is provided at the interface between the n<-> semiconductor layer (2) and a p<-> semiconductor substrate (1), and under an n<+> impurity region 7 connected to a drain electrode (14) of the nMOS transistor (103).
|
申请公布号 |
US2004232522(A1) |
申请公布日期 |
2004.11.25 |
申请号 |
US20040761235 |
申请日期 |
2004.01.22 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
SHIMIZU KAZUHIRO |
分类号 |
H01L21/66;H01L21/76;H01L21/763;H01L21/8234;H01L27/08;H01L27/088;H01L29/06;H01L29/78;(IPC1-7):H01L29/00 |
主分类号 |
H01L21/66 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|