发明名称 Match circuit for performance counter
摘要 In one embodiment, the invention is directed to a match circuit for implementation in a general purpose performance counter ("GPPC") connected to a bus carrying debug data. The match circuit comprises logic for activating a match signal when a selected N-bit portion of the debug data matches an N-bit threshold for all bits selected by an N-bit match mask ("mmask").
申请公布号 US2004236996(A1) 申请公布日期 2004.11.25
申请号 US20030635373 申请日期 2003.08.06
申请人 ADKISSON RICHARD W.;JOHNSON TYLER 发明人 ADKISSON RICHARD W.;JOHNSON TYLER
分类号 H02H3/05;(IPC1-7):H02H3/05 主分类号 H02H3/05
代理机构 代理人
主权项
地址
您可能感兴趣的专利