发明名称 SEMICONDUCTOR MEMORY DEVICE FOR DIRECT ACCESS MODE TEST AND METHOD THEREOF, ESPECIALLY USING LATCHED DATA ERROR IN DIRECT ACCESS MODE TEST
摘要 PURPOSE: A semiconductor memory device for a direct access mode test and method of the direct access mode test are provided to remove an error from pass/fail information by detecting defective data using data latched during the direct access mode test operation. CONSTITUTION: A data expansion unit(380) obtains expanded M-bit output data from N-bit input data. A data selector(310) selectively outputs the M-bit data outputted from the data expansion unit and the data outputted from a predetermined input pipeline. An input data memory latches the N-bit data from an external tester. A memory core(35) stores the M-bit data from the data expansion unit or the input pipeline. A plural output pipelines convert the M-bit data to series data. A comparator compares multi-bit data from the output pipelines and outputs a first and second comparison signals. A latch output pipeline converts the latched N-bit data to series data and outputs the result in response to a test read enable signal. An error detector logically combines the first and second comparison signals and the series latch data and outputs an error determination signal based on the combined result.
申请公布号 KR100459690(B1) 申请公布日期 2004.11.24
申请号 KR19970068302 申请日期 1997.12.12
申请人 SAMSUNG ELECTRONICS CO., LTD. 发明人 SONG, IN HO
分类号 G11C29/00;G01R31/26;H01L21/66;(IPC1-7):G01R31/26 主分类号 G11C29/00
代理机构 代理人
主权项
地址