| 摘要 |
An intregrated circuit includes at least one I/O buffer. This buffer includes a first supply logic portion, connectable to a core voltage supply and an I/O voltage supply, and a second I/O buffer portion adapted to receive an activation signal from the first supply logic portion. The first supply logic portion is modified to act to prevent the output of an activation signal until the core voltage is supplied to the integrated circuit.
|
