发明名称 DATA PROCESSOR
摘要 <P>PROBLEM TO BE SOLVED: To perform same data processings synchronously even if a communication error occurs. <P>SOLUTION: Interface circuit parts for transmitting/receiving data in accordance with a PCI-Express interface are respectively provided in memory bridges 16 and 26 which are cross linked and I/O bridges 18 and 28. Communication error processing parts are installed in the respective interface circuit parts. When an error occurs in data received from the I/O bridge 18, the communication error processing part of the memory bridge 16 cancels received data and outputs a communication error signal to the memory bridge 26. The communication error signal is supplied to the memory bridge 26 and reception of data is stopped. The communication error processing part of the memory bridge 16 requests re-transmission of data from the I/O bridge 18. <P>COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2004326151(A) 申请公布日期 2004.11.18
申请号 JP20030115621 申请日期 2003.04.21
申请人 NEC CORP 发明人 MIZUTANI FUMITOSHI;ODA SHINYA
分类号 G06F11/14;G06F11/07;G06F11/16;G06F11/18;G06F13/00;G06F13/38;G06F13/40;G06F15/16;G06F15/177;H04L1/08;H04L12/26 主分类号 G06F11/14
代理机构 代理人
主权项
地址