摘要 |
PROBLEM TO BE SOLVED: To provide two poles analog monitor voltage generating circuit in which positive/negative voltages can be outputted from an output of ASIC with a single power source. SOLUTION: In a digital/analog converter, a D-flip flop 2 holds data when BRM1 outputs it to Y, and an output signal P<SB>1</SB>of the D-flip flop 2 becomes a pulse of one clock time (one period width). In the output signal P<SB>1</SB>, a NAND gate and an inverter superimpose data on an original clock CK, an output P<SB>3</SB>is obtained from BRM, and a synthesized pulse is integrated so as to obtain analog voltage. The clock CK of BRM1 is inverted in the inverter 5, and a capacitor 7 performs AC coupling. Diodes 8 and 9 perform clamping and rectification. Thus, voltage obtained by inverting power voltage, and voltage and the output P<SB>3</SB>from BRM1 are synthesized at an integral point. Consequently, the two poles analog monitor voltage generating circuit is realized. COPYRIGHT: (C)2005,JPO&NCIPI
|