| 摘要 |
An apparatus for supporting I<2>C bus masters on a secondary side of an I<2>C mulitplexor is disclosed. An electronic system includes a primary serial bus, multiple secondary serial buses, an expander, multiple direction latches, a multiplexor, multiple busy detect circuits, and a to-from multiplexor circuit. The expander, which is coupled to the primary serial bus, includes multiple outputs that can be selectively activated. Each of the direction latches is coupled to a respective one of the outputs of the expander. The multiplexor, which is coupled to the direction latches, includes several outputs connected to the secondary serial buses such that the secondary serial buses can be selectively connected to the primary serial bus. Each of the busy detect circuits is coupled to a respective one of the outputs of the multiplexor. The busy detect circuits detects if there is a transaction occurring on one of the outputs of the multiplexor. In response to a transaction occurring on one of the outputs of the multiplexor, the to-from multiplexor circuit selects one of the busy detect circuits that is involved in the transaction in order to allow one of the direction latches to latch at a correct time such that any bus corruption on the secondary serial buses can be avoided.
|
