发明名称 METHOD FOR TRANSMITTING SIGNAL INCLUDING 27 BIT EFFECTIVE DATA USING TERNARY TRANSFERRING LINES WITHOUT A DELAY LOCKED LOOP OR PHASE LOCKED LOOP
摘要 PURPOSE: A method for transferring the signal including 27 bit effective data using ternary transferring lines is provided to drastically reduce the layout area by transferring the 27 bit effective data to 6 pixel clocks without a delay locked loop(DLL) circuit or a phase locked loop(PLL) circuit. CONSTITUTION: A method for transferring the signal including 27 bit effective data using ternary transferring lines includes the steps of: a first to a fifth clock steps for transferring the 5 bit transmission data, wherein the 5 bit transmission data is recognized by the combination of the first data group transmitted by the first and third transmission lines and the second data group transmitted by the second and the third transmission lines; and a sixth step for having a combination different from the combination recognizing the transmission data transmitted from the first to the fifth steps, wherein the boundary data includes the boundary of the data packet and the information of 2 bit transmission data. And, the recognitions of the received first and the second data groups are performed through the order of the voltage size at the signal receiving end and at the terminal ends of the first to the third transmission lines.
申请公布号 KR20040091922(A) 申请公布日期 2004.11.03
申请号 KR20030025690 申请日期 2003.04.23
申请人 TLI INC. 发明人 KO, JAE GAN
分类号 G09G3/20;(IPC1-7):G09G3/20 主分类号 G09G3/20
代理机构 代理人
主权项
地址