发明名称 Method of optimizing routing in a programmable logic device
摘要 A method of routing input signals in a programmable logic device (PLD) is disclosed. In a PLD having a PLD domain and a vector domain, input signals from the PLD domain are typically routed to the vector domain through an interface. The interface, however, often comprises a limited number of conductors and restricts the amount of data that can be directly transmitted to the vector domain. The disclosed method may be utilized to design an input switching unit that may use PLD-domain resources to route the input signals according to the time periods (or states) in which they operate. The input switching unit may comprise one or more multiplexers that are used to route the input signals in a time-multiplexed manner. As a result of the disclosed method, the amount of data that can be transmitted through the interface is maximized.
申请公布号 US6809551(B1) 申请公布日期 2004.10.26
申请号 US20020255875 申请日期 2002.09.25
申请人 LATTICE SEMICONDUCTOR CORPORATION 发明人 WICKER, JR. DAVID J.
分类号 H03K19/177;(IPC1-7):H03K19/177 主分类号 H03K19/177
代理机构 代理人
主权项
地址