发明名称 CAPACITIVE LOAD DRIVING CIRCUIT AND PLASMA DISPLAY PANEL DEVICE, ESPECIALLY SUPPLYING PROPER OUTPUT VOLTAGE TO CAPACITIVE LOAD
摘要 PURPOSE: A capacitive load driving circuit and a plasma display panel device are provided to supply a proper output voltage to a capacitive load by reducing the variation of pulse width of an output signal generated when adjusting a delay time by a delay circuit. CONSTITUTION: The capacitive load driving circuit comprises an input port, and a front edge delay circuit(61-64) delaying a front edge of an input signal inputted from the input port. A back edge delay circuit(71-74) delays a back edge of the input signal. An amplification circuit(32,34) amplifies a driving control signal obtained through the front edge delay circuit and the back edge delay circuit. An output switch device(31,33) is driven by the amplification circuit.
申请公布号 KR20040089465(A) 申请公布日期 2004.10.21
申请号 KR20040008119 申请日期 2004.02.07
申请人 FUJITSU HITACHI PLASMA DISPLAY LIMITED 发明人 ONOZAWA MAKOTO;OKADA YOSHINORI;KOIZUMI HARUO
分类号 G09G3/20;G09G3/28;G09G3/288;G09G3/291;G09G3/294;G09G3/296;G09G3/298;G09G3/299;H03K5/13;H03K17/00;H03K17/693 主分类号 G09G3/20
代理机构 代理人
主权项
地址