发明名称 WIRING STRUCTURE
摘要 PROBLEM TO BE SOLVED: To provide a semiconductor device wherein current concentration is controlled at the connection between the side face of a lower wiring and a via plug in case the via plug fails to be formed correctly landing on the lower wiring, and to provide a method for manufacturing the same. SOLUTION: A lower wiring 2a having an antireflection coating (conductor film) 2b on the upper surface is arranged on a ground insulating film 1, and an interlayer insulating film 3 is formed for covering the lower wiring 2 and the ground insulating film 1. A high-resistance layer 5 is provided at the connection between the side face of the lower wiring 2 and the via plug 4 in case the via plug 4 extending from the upper surface of the interlayer insulating film 3 to the lower wire 2 fails to be formed correctly landing on the lower wiring 2. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2004288950(A) 申请公布日期 2004.10.14
申请号 JP20030080228 申请日期 2003.03.24
申请人 RENESAS TECHNOLOGY CORP 发明人 TAKEWAKA HIROMOTO;YAMASHITA TAKASHI
分类号 H01L21/768;H01L23/522;(IPC1-7):H01L21/768 主分类号 H01L21/768
代理机构 代理人
主权项
地址