| 摘要 |
A memory array (10) comprises memory cells (110) of the dynamic type having a first (A) and a second port (B). A cache memory (40) is connected to the address and data paths of the first and second ports. A refresh operation is performed through one of said ports. When a refresh operation is performed through said one port, a read operation can be performed through the cache memory in parallel. |
