发明名称 |
METHOD FOR PATTERNING INTERLAYER DIELECTRIC AND SEMICONDUCTOR DEVICE FABRICATED THEREBY TO PREVENT COLLAPSE OF PHOTORESIST PATTERN |
摘要 |
PURPOSE: A method for patterning an interlayer dielectric and a semiconductor device fabricated thereby are provided to prevent a collapsing phenomenon of a photoresist pattern by using the photoresist pattern having a broken part as an etching mask to etch an interlayer dielectric. CONSTITUTION: An isolation layer(110) is formed on a semiconductor substrate(100) in order to define a plurality of active regions. A plurality of gate patterns(120) are formed on the isolation layer and the active regions. The gate patterns are formed with gate conductive patterns(122) and capping patterns(124). An interlayer dielectric is formed thereon. A photoresist pattern having a broken part is formed on the semiconductor substrate including the interlayer dielectric. The interlayer dielectric is etched by using the photoresist pattern as an etching mask.
|
申请公布号 |
KR20040085480(A) |
申请公布日期 |
2004.10.08 |
申请号 |
KR20030020174 |
申请日期 |
2003.03.31 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
PARK, JE MIN |
分类号 |
H01L21/306;(IPC1-7):H01L21/306 |
主分类号 |
H01L21/306 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|