发明名称 |
Method and apparatus to control memory accesses |
摘要 |
A method and apparatus for accessing memory comprising monitoring memory accesses from a hardware prefetcher and determining whether the memory accesses from the hardware prefetcher are used by an out-of-order core. A front side bus controller switches memory access modes from a minimize memory access latency mode to a maximize memory bus bandwidth mode if a percentage of the memory accesses generated by the hardware prefetcher are used by the out-of-order core.
|
申请公布号 |
US6799257(B2) |
申请公布日期 |
2004.09.28 |
申请号 |
US20020079967 |
申请日期 |
2002.02.21 |
申请人 |
INTEL CORPORATION |
发明人 |
SPRANGLE ERIC A.;MUTLU ONUR |
分类号 |
G06F12/00;G06F12/02;G06F13/16;(IPC1-7):G06F12/00 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|