发明名称 Shared memory multiprocessor expansion port for multi-node systems
摘要 A method for communicating between nodes of a plurality of nodes is disclosed. Each node includes a plurality of processors and an interconnect chipset. The method issues a request for data from a processor in a first node and passes the request for data to other nodes through an expansion port (or scalability port). The method also starts an access of a memory in response to the request for data and snoops a processor cache of each processor in each node. The method accordingly identifies the location of the data in either the processor cache or memory in the node having the processor issuing the request or in a processor cache or memory of another node. A method for requesting data between two directly coupled nodes in a router system is also disclosed. A method for requesting data between three or more nodes in an interconnect system is also disclosed. A method for resolving crossing cases in an interconnect system is also disclosed. An interconnect system for coupling nodes directly or through a protocol engine is also disclosed.
申请公布号 US6799217(B2) 申请公布日期 2004.09.28
申请号 US20010874189 申请日期 2001.06.04
申请人 FUJITSU LIMITED 发明人 WILSON JAMES C.;WEBER WOLF-DIETRICH
分类号 G06F12/08;G06F12/00;G06F13/42;G06F15/16;G06F15/167;G06F15/17;G06F15/173;G06F15/177;H04L29/08;(IPC1-7):G06F15/16 主分类号 G06F12/08
代理机构 代理人
主权项
地址