发明名称 Selective memory controller access path for directory caching
摘要 A computer system and corresponding method for supporting a compressed main memory includes a processor, a processor cache in signal communication with the processor, a memory controller in signal communication with the processor cache, a compression translation table entry register in signal communication with the processor cache and the memory controller, a compression translation table directory in signal communication with the compression translation table entry register, and a compressed main memory in signal communication with the memory controller wherein the memory controller manages the compressed main memory by storing entries of the compression translation table directory into the processor cache from the compression translation table entry register; where the corresponding method includes receiving a real address for a processor cache miss, finding a compression translation table address for the cache miss within the processor cache, if the cache miss is a cache write miss: decompressing the memory line corresponding to the cache line being written, writing the content of the cache line into the appropriate position in the memory line, compressing the data contained in said memory line, and storing the compressed data into the compressed main memory, and, if the cache miss is a cache read miss: retrieving the compressed data corresponding to the compression translation table address from the compressed main memory and decompressing the retrieved data.
申请公布号 US6795897(B2) 申请公布日期 2004.09.21
申请号 US20020146692 申请日期 2002.05.15
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BENVENISTE CAROLINE;CASTELLI VITTORIO;FRANASZEK PETER A.
分类号 G06F12/08;G06F12/10;(IPC1-7):G06F12/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址