发明名称 |
RLC RULE GENERATION METHOD, RLC RULE GENERATION PROGRAM, LAYOUT DESIGNING METHOD, AND LAYOUT DESIGNING PROGRAM |
摘要 |
PROBLEM TO BE SOLVED: To provide an RLC rule extraction method and layout designing method for selecting a different production tolerance condition according to the relation between driver resistance and wiring resistance. SOLUTION: The RLC rule generation method comprises steps of determining a plurality of RLC values including the resistance, inductor and capacity of wiring for a plurality of conditions related to the wiring, which are varied depending on the production variations; determining, from the plurality of RLC values, a minimum condition RLC value having the minimum delay time when the wiring resistance is larger than the driver resistance and a maximum condition RLC value having the maximum delay time; and determining a second maximum condition RLC value having the minimum delay time when the wiring resistance is smaller than the driver resistance and a second maximum condition RLC value having the maximum delay time. COPYRIGHT: (C)2004,JPO&NCIPI
|
申请公布号 |
JP2004259001(A) |
申请公布日期 |
2004.09.16 |
申请号 |
JP20030049376 |
申请日期 |
2003.02.26 |
申请人 |
FUJITSU LTD |
发明人 |
OBA HISAYOSHI;WATANABE ATSUSHI |
分类号 |
G06F17/50;H01L21/82;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|