摘要 |
A data processing apparatus receives a communication signal that contains temporally successive bits. A programmable processor circuit executes a plurality of series of programmed instructions for operations such as parity checking, each at a time of reception of a respective one of the bits. The processor circuit suspends operation each time after executing a respective one of the series of instructions. A synchronization circuit triggers execution of respective ones of the series, each time at the time of reception of the respective one of the bits, and, except for a last one of the series, prior to reception of one or more later bits that contribute to the data word. |
申请人 |
KONINKLIJKE PHILIPS ELECTRONICS N.V.;KLOSTERS, FRANCISCUS, J.;HEUTS, PATRICK, W., H.;BEVERLOO, JORIS, R.;HEULE, HENDRIK, B. |
发明人 |
KLOSTERS, FRANCISCUS, J.;HEUTS, PATRICK, W., H.;BEVERLOO, JORIS, R.;HEULE, HENDRIK, B. |