发明名称 Logic SOI structure, process and application for vertical bipolar transistor
摘要 A method and structure for forming an emitter in a vertical bipolar transistor includes providing a substrate having a collector layer and a base layer over the collector layer, forming a patterning mask over the collector layer, and filling openings in the mask with emitter material in a damascene process. The CMOS/vertical bipolar structure has the collector, base regions, and emitter regions vertically disposed on one another, the collector region having a peak dopant concentration adjacent the inter-substrate isolation oxide.
申请公布号 US6790722(B1) 申请公布日期 2004.09.14
申请号 US20000718850 申请日期 2000.11.22
申请人 IBM 发明人 DIVAKARUNI RAMACHANDRA;HOUGHTON RUSSELL J;MANDELMAN JACK A;PRICER WILBUR D;TONTI WILLIAM R
分类号 H01L21/331;H01L21/8249;H01L27/06;H01L29/73;(IPC1-7):H01L21/823;H01L21/822 主分类号 H01L21/331
代理机构 代理人
主权项
地址