Dual time sliced circular bus

摘要

A dual time sliced circular bus extending in opposite directions, and optionally interspersed so as to reduce noise. The width of the buses can either be dynamic or static depending upon the particular implementation. Circulating on each of the buses is a predetermined number of data structures for either transmitting an address operation or data. Each of the cores can use the data structures for transmitting and receiving data between themselves according to a transmitting and receiving scheme.