发明名称 Method for forming a SiGe heterojunction bipolar transistor having reduced base resistance
摘要 A method for forming a heterojunction bipolar transistor includes forming an epitaxial layer, forming a first polysilicon layer, and forming a dielectric layer on the first polysilicon layer. The first polysilicon layer and the dielectric layer include an opening for exposing a portion of the top surface of the epitaxial layer. Then, a silicon germanium layer is selectively grown in the opening. The silicon germanium layer is grown on the exposed top surface of the epitaxial layer and on the exposed sidewall of the first polysilicon layer. Next, a spacer is formed along the sidewalls of the dielectric layer and the silicon germanium layer. A second polysilicon layer in electrical contact with the silicon germanium layer is then formed. Accordingly, a low resistance connection between the first polysilicon layer forming the extrinsic base region and the silicon germanium layer forming the intrinsic base region of the transistor is formed.
申请公布号 US2004166645(A1) 申请公布日期 2004.08.26
申请号 US20030371932 申请日期 2003.02.21
申请人 SHIDELER JAY A. 发明人 SHIDELER JAY A.
分类号 H01L21/331;H01L29/10;H01L29/737;(IPC1-7):H01L21/337;H01L21/822 主分类号 H01L21/331
代理机构 代理人
主权项
地址