发明名称 Phase-locked loop having phase detector error signal reshaping and method thereof
摘要 A phase-locked loop includes a signal reshaper connected between a phase detector and a charge pump. The signal reshaper can be controlled by a controller to reshape the phase error signal based on the difference between the frequency of an output signal, output from a low pass filter, and a target frequency. The signal reshaper outputs a reshaped or unreshaped phase error signal to the charge pump. The unreshaped phase error signal causes the phase-locked loop to lock the frequency of a feedback signal to the frequency of an input signal. The reshaped phase error signal causes the charge pump to output a charge pump signal that synchronizes the frequency of the output signal with the target frequency.
申请公布号 US6781469(B2) 申请公布日期 2004.08.24
申请号 US20020065045 申请日期 2002.09.13
申请人 MEDIATEK INCORPORATION 发明人 HO HSU-FENG;HSU TSE-HSIANG
分类号 H03L7/087;H03L7/089;H03L7/107;(IPC1-7):H03L7/00 主分类号 H03L7/087
代理机构 代理人
主权项
地址