发明名称 Circuits and methods for extracting a clock from a biphase encoded bit stream and systems using the same
摘要 A method of extracting a clock from a biphase encoded bit stream includes the step of detecting a stream of samples each having a sample size measured between consecutive bit phase transitions. A sample length is determined for each sample, the sample length approximating a number of least common multiples in the corresponding sample size. A preamble is detected from the sample lengths of a sequence of the samples and decoded to determine an expected logic level of the clock following a transition at an expected clock edge. The expected level of the clock is gated with the biphase encoded data to generate a control signal in advance of the opening of the time window. The control signal is then gated with the biphase encoded data to extract the clock edge after the time window has opened.
申请公布号 US6782300(B2) 申请公布日期 2004.08.24
申请号 US20000730284 申请日期 2000.12.05
申请人 CIRRUS LOGIC, INC. 发明人 PILLAY SANJAY RAMAKRISHNA;RAHMAN HASIBUR
分类号 H04H20/95;H04L7/033;H04L7/04;H04L25/49;(IPC1-7):G06F17/00 主分类号 H04H20/95
代理机构 代理人
主权项
地址