| 摘要 |
PROBLEM TO BE SOLVED: To prevent an elongated data processing time even when a bus width becomes smaller. SOLUTION: DRAM 20 is connected to a first to third buffer circuits A1-A3 via a selector 21 through a bus having a 128-bit width. The first to third buffer circuits A1-A3 are connected to the circuits of a signal processing circuit 2, etc. through a bus having a 32-bit width. Since a portion of the circuit is connected through a bus of 32-bit width, wiring becomes comparatively easy. Also, since each processing is performed in parallel, it becomes possible to prevent in advance a time for recording an image data into a memory card 6 from being elongated. COPYRIGHT: (C)2004,JPO&NCIPI
|
