发明名称 Video signal processing circuit
摘要 The video signal processing circuit has a clamp circuit for clamping a composite video signal including a copy guard signal with amplitude of from white to black as well as a pseudo horizontal synchronization signal, a brilliant signal, and a synchronization signal. The circuit also has a synchronization signal separation circuit, which separates the synchronization signal from the composite video signal and a synchronization signal discrimination circuit, which identifies if the synchronization signal coming from the synchronization signal separation circuit has the same cycle as that of a horizontal synchronization signal, and which blocks the signal with the cycle shorter than the cycle of the horizontal synchronization signal, letting only the signal with the cycle of the horizontal synchronization signal pass. The clamping of the composite video signal is performed correctly even during the period when clamp pulse based on the pseudo horizontal synchronization signal with a shorter pulse width in the copy guard signal period is used.
申请公布号 US2004160434(A1) 申请公布日期 2004.08.19
申请号 US20030736776 申请日期 2003.12.17
申请人 SANYO ELECTRIC CO., LTD. 发明人 TAKIMOTO TAKAMASA
分类号 H04N5/10;G09G5/00;H04N5/08;H04N5/14;H04N5/16;H04N5/18;H04N5/53;(IPC1-7):G09G5/00 主分类号 H04N5/10
代理机构 代理人
主权项
地址