发明名称 |
MEMORY REWIND AND RECONSTRUCTION FOR HARDWARE EMULATOR |
摘要 |
PROBLEM TO BE SOLVED: To provide a method and a device for debugging circuit design having a random access memory. SOLUTION: The circuit design is emulated by a hardware logic emulator. A RAM emulated by the emulator is rewound into a previous state, and thereafter reproduced. The RAM emulated by the emulator is reconstructed into a state where the RAM is held at several points in a trace window. COPYRIGHT: (C)2004,JPO&NCIPI
|
申请公布号 |
JP2004227571(A) |
申请公布日期 |
2004.08.12 |
申请号 |
JP20040006505 |
申请日期 |
2004.01.14 |
申请人 |
QUICKTURN DESIGN SYST INC |
发明人 |
BELETSKY PLATON;KFIR ALON;LIN TSAIR-CHIN |
分类号 |
G01R31/28;G01R31/3181;G06F9/455;G06F11/22;G06F17/50;G11C29/00;(IPC1-7):G06F17/50 |
主分类号 |
G01R31/28 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|