发明名称 SHIFT REGISTER
摘要 <P>PROBLEM TO BE SOLVED: To provide a shift register of a comparatively compact size which is suitable to be used in scanning an active matrix liquid crystal display in particular and a data line driver and whose integrated circuit area is smaller than that of a well-known integrated circuit. <P>SOLUTION: This shift register includes X (integer larger than three) stages. A clock signal generator supplies a Y (larger than two)-phase clock signal. Each stage includes a flip flop/logic circuit, receives a set enable signal from an output of the preceding stage, is set by one leading edge of a clock phase under the existence of the enable signal and is reset by the tailing edge of the clock phase. Because of a two-way operation, the set enable signal is received from an output of each intermediate stage or the next stage. The clock signal generator supplies a clock pulse in the first order to a shift register operation in a forward direction and supplies a clock pulse in a reverse order to the shift register operation in a backward direction. <P>COPYRIGHT: (C)2004,JPO&NCIPI
申请公布号 JP2004227751(A) 申请公布日期 2004.08.12
申请号 JP20040007399 申请日期 2004.01.14
申请人 SHARP CORP 发明人 ZEBEDEE PATRICK A;WALTON HARRY G
分类号 G02F1/133;G09G3/20;G09G3/36;G11C19/00;G11C19/28 主分类号 G02F1/133
代理机构 代理人
主权项
地址