发明名称 ACC CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide an ACC circuit capable of correctly detecting a burst level of an input burst signal even when the input burst signal is sampled by a clock with an optional period asynchronously locked to the input burst signal. SOLUTION: The ACC circuit is provided with: two latch circuits 11, 12 for latching input burst data; a magnitude discrimination circuit 15 for discriminating the magnitude correlation of captured data; a division circuit 16; a first conversion table circuit 17 for multiplying a multiple depending on a period of a clock used to quantize a burst signal and a division result of the division circuit 16 with the data which are greater and providing an output; a second conversion table circuit 18 for multiplying a multiplication coefficient with an output of the first conversion table circuit 17 so that the output reaches a prescribed level; a latch integral circuit 19 for latching data subjected to integral-averaging an output of the second conversion table circuit 18 over prescribed lines; and a multiplier 9 whose gain is controlled by an output of the latch integral circuit 19 so as to bring a final output to have a prescribed level. COPYRIGHT: (C)2004,JPO&NCIPI
申请公布号 JP2004221777(A) 申请公布日期 2004.08.05
申请号 JP20030004891 申请日期 2003.01.10
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 ISHIMURA TSUNEAKI;NOZAKI KAZUO;NABEYA AKIRA
分类号 H04N9/68;(IPC1-7):H04N9/68 主分类号 H04N9/68
代理机构 代理人
主权项
地址