发明名称 Method for producing a shallow trench isolation for n- and p-channel field-effect transistors in a semiconductor module
摘要 The method for producing a shallow trench isolation for n- and p-channel field-effect transistors in a semiconductor module provides the following steps. A thermal oxide layer is applied in isolation trenches. A nitride liner is subsequently applied. In a further step, a mask is applied in the region in which n-channel field-effect transistors are intended to be produced. The nitride liner is removed around the mask. Finally, the mask is also removed. As a result, the properties of the n-channel field-effect transistors are improved, without impairing the properties of the p-channel field-effect transistors.
申请公布号 US6770530(B2) 申请公布日期 2004.08.03
申请号 US20030385000 申请日期 2003.03.10
申请人 INFINEON TECHNOLOGIES AG 发明人 EFFERENN DIRK;MOLL HANS-PETER;WICH-GLASEN ANDREAS
分类号 H01L21/762;H01L21/8238;(IPC1-7):H01L21/824 主分类号 H01L21/762
代理机构 代理人
主权项
地址