| 摘要 |
A memory device including a cross point type ferroelectric memory and a randomly accessible write back type cache memory, where the cross point type ferroelectric memory is accessed via a second memory, and a memory system using the same. By this, data in the cache memory can be freely randomly accessed, the cross point type memory is accessed only at miss hits, and the number of data rewrites is greatly reduced.
|
