发明名称 Method and circuit for erasure correction
摘要 A demodulator 101 demodulates modulated data into demodulated data, detects a demodulation error, and sets an erasure flag. An error corrector 104 performs erasure correction for the demodulated data retained in a demodulated data memory 102 by using the erasure flag retained in an erasure flag memory 103. An erasure flag eraser 105 instructs the erasure flag memory 103 to erase an erasure flag which is set to the corrected demodulated data. In this way, the erasure correction which has a higher correction capability and is effective particularly for burst errors is realized.
申请公布号 US6772384(B1) 申请公布日期 2004.08.03
申请号 US20000496670 申请日期 2000.02.03
申请人 MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. 发明人 NOGUCHI NOBUAKI
分类号 H03M13/00;G11B20/18;H03M13/11;H03M13/29;H03M13/37;H04L1/00;(IPC1-7):H03M13/29;H03M13/45 主分类号 H03M13/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利