Memory system for a multibus architecture

摘要

A memory system connected to several buses (P, DO, D1) for multifunctional data coupling has a sequencing switch (SW) for multiplexing logic arbitration between alternate processors attached to a unified data flow connection (B). Pause signals are communicated via a pause signal circuit (STL) to a sequence control device capable of avoiding interference between simultaneous data flow sequences.